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Abstract: In non-sinusoidal and unbalanced systems, optimal sizing of the capacitor banks is not a straightforward 
task as in sinusoidal and balanced systems. In this paper, by means of qualitative and quantitative analysis, it is 
interpreted that the classical capacitor selection algorithm widely implemented in Reactive Power Control (RPC) relays 
does not achieve optimal power factor improvement in non-sinusoidal and unbalanced systems. Accordingly, a 
computationally efficient algorithm is proposed to find the optimal capacitor bank for smart RPC relays. It is further 
shown in a simulated test case by using Matlab software that the proposed algorithm provides better power factor 
improvement when compared with the classical algorithm. It is also figured out from the simulation results that both 
algorithms cause almost the same harmonic distortion and unbalance deterioration levels in the system. 
Keywords: Unbalanced conditions, nonsinusoidal conditions, power quality, power systems harmonics.  
 
Short Running Title: Optimal Sizing of Capacitor banks in distorted environment  
   
1. INTRODUCTION 
In sinusoidal and balanced systems, conventional 
power resolution (S2=P2+Q2) has been effectively utilized 
to measure the power transfer efficiency or power factor 
(pf=P/S) without any reservations by electrical 
engineering community [1]. Thus, it is well known for 
sinusoidal and balanced systems that the power of the 
compensation capacitor banks, which adjust power factor 
to near unity, is equal to the reactive-power (Q) 
measured at the load terminal, especially if the variation 
of the terminal voltage is negligible via compensation 
[2]. As a result, in sinusoidal and balanced systems, RPC 
relays have been employed to control the switched 
capacitors for the proper reactive-power compensation of 
the loads with variable power. In the present day’s power 
systems, voltages and currents are non-sinusoidal and 
unbalanced due to the fact that large proliferation of non-
linear and single-phase loads. For such systems, optimal 
capacitor sizing is not a straightforward process, as done 
for the sinusoidal and balanced systems [3]. Due to this 
fact, RPC relays generally select the capacitor banks by 
assuming the system is balanced and free from the 
harmonic pollution [4]-[7]. With respect to the classical 
algorithm widely implemented in the current RPC relays 
[4]-[7], the power quantities given in (1) are calculated 
for fundamental frequency using measured one line-to-
line voltage and one line current:  
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Thus, the nameplate power of the delta connected 
balanced capacitor banks, which are needed to improve 
actual displacement power factor to its desired value, is 
determined as follows, where φ1 is the difference 
between the fundamental harmonic phase angles of the 
line-to-neutral point voltage and the measured line 
current:  1 1 1  actual desiredC RQ P tan tan    (2) 
so that 
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Additionally, for non-sinusoidal and unbalanced 
systems, some algorithms on the optimal sizing of the 
capacitive compensator are studied in the literature [8] - 
[10]. In [8], optimal reactances of the compensation 
capacitors are analytically calculated by considering the 
current minimization approach where the variation of the 
terminal voltage is negligible via compensation. For the 
most of the practical operation in three-phase systems the 
capacitor banks are employed as a delta balanced 
connection of the identical capacitors. However, this case 
was not considered for the modeling of the compensator 
in the same study. In addition to that, it does not consider 
the requirements, which are defined to prevent the 
detrimental effects of the non-sinusoidal voltages on the 
capacitor banks in IEEE Standard 18-2002 [11]. On the 
other hand, in non-sinusoidal and balanced systems of 
which the terminal voltage’s variation is not negligible 
via compensation, [9] found optimal capacitive 
compensator using an optimization technique according 
to the combination of three criteria: maximizing true 
power factor, minimizing line loss and maximizing 
 average power transfer efficiency. For the same system 
conditions considered in [9], optimization problem of the 
capacitive compensator is separately solved according to 
each one of these three criteria in the study [10]. Due to 
the fact that both studies are based on the optimization 
technique, they can practically not be implemented in 
RPC relays.  
In this paper, for optimum power factor improvement 
under non-sinusoidal and unbalanced conditions, the 
shortage of the compensator sizing algorithm (classical 
algorithm), which is widely employed in current RPC 
relays, is figured out by qualitative and quantitative 
analysis in Section 2. An alternative method on the sizing 
of the capacitor banks is suggested for the three-phase 
and three-line applications of smart RPC relays in 
Section 3. Finally, in Section 4, the proposed method and 
the classical algorithm are comparatively analyzed in a 
simulated non-sinusoidal and unbalanced system case. 
2. Shortage of the Classical Compensator Sizing 
Algorithm 
For sinusoidal conditions, a compensation capacitor’s 
rated power, which is generally called as ‘‘Nameplate 
Power’’ in electrical engineering community, is 
calculated using its capacitive reactance (XC), rated 
voltage (UR) and rated line frequency (fR) [2]: 
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Regarding systems with rated sinusoidal voltage; the 
reactive power drawn by a capacitor is equal to its 
nameplate power and the reactive power measured at the 
load terminals gives the nameplate power of the optimum 
compensation capacitor which adjusts power factor to its 
maximum value (unity) in this kind of systems. 
However, in non-sinusoidal systems, it is not easy to 
determine the nameplate power of the capacitor banks 
achieving optimum power factor improvement as in 
sinusoidal systems. This matter can be interpreted in an 
exemplary single-phase case, which consists of the 
voltage source with THDU (total voltage harmonic 
distortion) measured as 15% and R-L impedance load. In 
the exemplary case, load voltage and load current wave 
shapes are plotted in Fig (1).  
For the case during the variation of the nameplate 
power (QC-R) of the compensation capacitor, fundamental 
harmonic reactive-power ( 1 1 1 1Q U I sin ) measured at 
the load terminal, true power factor, 
2 2   h h h h h
h h h
pf U I cos U I , and displacement 
power factor (dpf) are shown in Fig. (2). 
It is seen from Fig. (2) that Q1 measured for the system 
without compensation gives the nameplate power of the 
capacitor which improve dpf to its maximum (unity). 
However, it is also seen that pfmax and dpfmax are obtained 
by using the different nameplate powers of the capacitor 
(0.488 pu and 0.7 pu respectively). It means that classical 
 
Fig. (1). The load voltage and load current in the exemplary case, t 
for time in seconds 
 
Fig. (2). Q1, dpf and pf values measured at the load terminal during 
the variation of QC-R 
 
method does not achieve pfmax in non-sinusoidal 
conditions. In addition to the above mentioned results, it 
is clearly understood from the literature [12]-[15] that 
there is no unique power factor definition for non-
sinusoidal and unbalanced three-phase systems due to the 
fact that apparent power definition is still a discussion 
topic for this kind of systems. Furthermore, these studies 
also showed that IEEE Standard 1459-2010 [16] and 
DIN Standard 40110 [17] apparent power definitions can 
be employed for the effective measurement of power 
factor or power transfer efficiency.  
First definition, apparent power defined in DIN 
Standard 40110, can be calculated for three-phase and 
three-line systems as; 
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by using the rms values of phase currents (Ia, Ib, Ic) and 
the line-to-virtual star point voltages (Ua0, Ub0, Uc0) [12]. 
For three-phase and three-line systems, second 
definition, apparent power defined in IEEE Standard 
1459-2010, is expressed as; 
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When total line loss is written for three-phase and 
three-line systems with identical line resistances (r);       2 2 2 2a b cP r I I I rI    (6) 
It is obvious from (4), (5) and (6) that minimization of 
the total line loss can be obtained by maximizing power 
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 factors calculated with respect to DIN Standard 40110 
and IEEE Standard 1459-2010 definitions (  pf P S  
and e epf P S ) where voltage variation is negligible 
after the compensation. To achieve this goal, the 
balanced capacitor banks should minimize collective rms 
value of the line currents: 
       T2 2 2 2 2 2 2a b c a b c
0
1I I I I i i i dt
T
 (7) 
However, classical method determines the nameplate 
power of the balanced capacitor banks regarding the 
fundamental harmonic reactive-power measured at one 
phase. Therefore, in three-phase and three-line systems 
with unbalanced and non-sinusoidal conditions, the 
current RPC relays can not maximize power factor 
encouraged by IEEE Standard 1459-2010 and DIN 
Standard 40110. Furthermore, they can cause lower or 
over compensation according to both standards.  
3. PROPOSED ALGORITHM 
The nameplate power of the optimal balanced 
capacitor bank, which maximizes true power factor 
encouraged by IEEE 1459-2010 and DIN 40110 
standards, can be determined using the illustrative system 
given in Fig. (3).  
 
Fig. (3). An illustrative system used for the determination of the 
nameplate power of the optimal balanced capacitor bank 
 
For the illustrative system, line-to-line voltages, load 
currents, compensator currents and line currents can be 
written as; 
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By minimizing the collective rms value of the line 
currents with respect to the capacity,        2 2 2 2a b cd I d I I I 0
dC dC
                              (12) 
the capacity of the capacitors placed in the optimum 
balanced compensator is found to be; 
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where: A, B and D are expressed as; 
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The nameplate power of the optimal balanced 
capacitor bank, which minimizes IΣ and maximizes pfΣ or 
pfe, is found by substituting Copt calculated from (13) in 
(17): 
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where RU  is the rated line-to-line voltage of the 
capacitor bank.  
Finally, the total rms values of each capacitor’s current 
and total reactive powers drawn by each capacitors can 
be written as in (18) and (19):  
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On the other hand, to prevent the detrimental effects of 
the non-sinusoidal voltages on the capacitors,  the 
 following requirements included in IEEE Standard 18-
2002 should be satisfied. 
(i) The total rms currents (ICab, ICbc, ICca), which are 
calculated for each identical capacitors of the 
optimal compensator, should not exceed 135% 
of their rated current (  3C -R C R RI Q U  ). 
(ii) The total rms value of the line-to-line voltages 
(Uab, Ubc, Uca ) should not exceed 110% of the 
rated line-to-line voltage of the optimal 
compensator ( RU ). 
(iii) The total reactive powers (QCab, QCbc, QCca), 
which are drawn by the capacitors placed in the 
optimal compensator, should not exceed 135% 
of their rated power ( 3C -RQ ). 
These limits can be formulated as; 
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Therefore, a representative pseudo code written for the 
proposed algorithm is stated below:  
Step 1: Measure line-to-line voltages and line currents. 
Step 2: Find the harmonic spectrums of the measured 
voltages and currents via DFT (Discrete Fourier 
Transform). 
Step 3: Determine the rated power ( C RQ ) of optimal 
balanced capacitor bank from (17). 
Step 4: Insert balanced capacitor banks with the rated 
powers around C RQ into the system. 
Step 5: Let the tested capacitor bank, which provides the 
maximum pf∑ value and the requirements given in (20)-
(22), connect to the system. 
4. COMPARITIVE ANALYSIS 
The power factor improvement performances of the 
alternative algorithm presented in Section 3 and classical 
algorithm are comparatively analyzed by simulating the 
illustrative system given in Fig. (3). The system consists 
of the line-to-line voltages and load currents, which are 
plotted in Fig. (4a) and (4b). It is shown from this figure 
that both line-to-line voltages and load currents are non-
sinusoidal and unbalanced. In the system, THDU and 
(U1-/U1+) values are 5.00% and 2.05%, respectively. 
THDIa,b,c values of the load currents are 34%, 22% and 
28%, respectively. In addition, the I1-/I1+ value of the 
load currents is measured as 28.60%. 
In the test system, firstly, the maximum power factor 
value realizable via a balanced capacitor bank is 
determined. It was shown in [12]-[15] that DIN Standard 
40110 and IEEE Standard 1459-2010 apparent power 
definitions give the same results for the three-phase and 
three-line system such as the illustrative one.  
 
Fig. (4a). Line-to-line voltages 
 
Fig. (4b). Load currents  
Fig. (4). Line-to-line voltages and load currents  
 
Thus, the variations of active power (P), one of 
apparent power definitions, DIN Standard 40110 
apparent power (SΣ), and power factor (pfΣ=P/ SΣ) during 
increment of the nameplate power (QC-R) of the balanced 
capacitor bank are plotted in Fig. (5). Note that the 
nameplate power of the capacitor bank when power 
factor reaches its maximum (pfΣmax) is pointed in the 
figure by a vertical line.  
 
 
 
 
 
 
 
 
 
 
 
 
Fig. (5). The variations of active power and DIN Standard 40110 
apparent power and power factor during the increment of the nameplate 
power of the balanced capacitor bank 
 
It is shown from Fig. (5) that pfΣ can be improved 
from 0.521 to 0.842 by means of the balanced capacitor 
bank. It is also carried out that QC-R is 0.743 pu when pfΣ 
reaches 0.842.  
0 0.0167
-1.5
-1
-0.5
0
0.5
1
1.5
t(S)
u a
b, 
u b
c, 
u c
a (
pu
)
u
cauab ubc
0 0.0167
-1.5
-1
-0.5
0
0.5
1
1.5
t(S)
i L
a, 
i L
b, 
i L
c (
pu
) iLa
i
Lb
i
Lc
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1 1.2
0.5
0.55
0.6
0.65
0.7
0.75
0.8
0.85
0.9
0.95
1
QC-R (pu)
pf
 
, P
, S
 
(p
u)
S
P
pf
 In the studied system, by using classical and proposed 
algorithms, the calculated QC-R values and achieved pfΣ 
levels are given in Table I. Classical method can be 
applied by implementing several voltage and current 
measurement strategies such as (i) measurement of uab 
and iLc, (ii) measurement of ubc and iLa, and (iii) 
measurement of uca and iLb, are considered in the 
analysis. Thus, pfΣ can be increased to 0.810, 0.757 or 
0.830 using the balanced capacitor banks with the QC-R 
values determined as 0.590, 1.028 or 0.785 pu 
respectively. One can see from the variation of pfΣ with 
QC-R plotted in Fig. (5) and Table I that the result of the 
classical algorithm depends on the measurement strategy 
and it can cause lower or over compensation with respect 
to IEEE Standard 1459-2010 and DIN Standard 40110.  
On the other hand, pfΣ attains 0.842 when the balanced 
capacitor banks, of which the nameplate power (QC-R) is 
determined as 0.743 pu according to proposed algorithm, 
is employed for the compensation. 
In addition to the above mentioned results, I1-/I1+ and 
THD values of the line currents measured in the system 
compensated with respect to classical and proposed 
algorithms are given in Table II. This table shows that 
both algorithms cause almost the same deterioration in   
I1-/I1+ and THD values of the line currents. As a result, 
the proposed one does not have disadvantage on the 
deterioration in harmonic distortion and unbalance when 
compared with classical one. It should be noted that the 
deterioration in THDI can be reduced by means of 
passive filters [18]-[21].  
 
TABLE I 
 CALCULATED NAMEPLATE POWERS OF THE BALANCED CAPACITOR 
BANKS AND ACHIEVED POWER FACTORS WITH RESPECT TO CLASSICAL 
AND PROPOSED ALGORITHMS 
 
Methods Measured voltage and current QC-R (pu) pfΣ 
Classical Method 
uab, iLc 0.590 0.810 
ubc, iLa 1.028 0.757 
uca, iLb 0.785 0.830 
Proposed Method uab, ubc, uca iLa, iLb, iLc 
0.743 0.842 
 
TABLE II 
I1-/I1+ AND THD VALUES OF THE LINE CURRENTS FOR THE SYSTEM 
COMPENSATED WITH RESPECT TO CLASSICAL AND PROPOSED 
ALGORITHMS 
 
Methods THDIa THDIb  THDIc I1
-/I1+
All are given in percent (%) 
Classical Method 
60 74 42 47 
82 78 43 45 
70 94 44 50 
Proposed Method 64 90 41 49 
5. CONCLUSIONS 
At present day, the capacitor banks switched on and 
off automatically via RPC relays are still the most 
economical way for the reactive power compensation. 
However, in current RPC relays, the nameplate power of 
the capacitor banks is generally determined by assuming 
the system is balanced and free from the harmonic 
pollution. Due to this fact, current RPC relays are not 
adequate to maximize true power factor definition, which 
is encouraged by IEEE Standard 1459-2010 and DIN 
Standard 40110. 
Consequently, under unbalanced and non-sinusoidal 
conditions, a computationally efficient algorithm is 
proposed to calculate the nameplate power of the optimal 
balanced capacitor bank, which maximizes the power 
factor definition of both standards, for implementation in 
smart RPC relays. It is seen from the results obtained in a 
simulated test case that the proposed algorithm provide 
better power factor improvement performance when 
compared with the classical algorithm. 
 
CURRENT & FUTURE DEVELOPMENTS: 
 
The shortage of the capacitor sizing algorithm 
(classical algorithm), which is widely employed in 
current RPC relays, is discussed under non-sinusoidal 
and unbalanced systems. It is further shown in a 
simulated unbalanced and non-sinusoidal test case that 
the proposed algorithm, which can practically be 
implemented in the smart RPC relays, provides better 
results on power factor improvement when compared 
with the classical algorithm.  
The recent trend of harmonic system standards is 
considering the random nature of voltage and current 
harmonics. The IEC 1000-3-6 [22] uses probabilistic 
approaches both in comparing the actual current and 
voltage harmonic levels for distorting loads; the IEEE 
Standard 519 [23] slightly addresses the probabilistic 
application of harmonic distortion limits, but various 
efforts are in progress to more extensively include the 
probabilistic aspects. Consequently, the whole design 
basis may be redefined to include probabilistic aspects. 
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NOMENCLATURE 
 
1U : Fundamental harmonic line-to-line voltage, 
1I : Fundamental harmonic line current, 
1P , 1Q , 1S : Fundamental harmonic active, reactive  
and apparent powers, 
1 : Difference between phase angles of fundamental  
       harmonic line-to-neutral voltage and line current, 
dpf: Displacement power factor, 
abu , bcu , cau : Instantaneous line-to-line voltages, 
abU , bcU , caU : Total rms values of the line-to-line 
       voltages, 
abhU , bchU , cahU : Rms values of the hth harmonic               
       line-to-line voltages, 
 abh , bch , cah : Phase angles of the hth harmonic               
       line-to-line voltages, 
LahI , LbhI , LchI : Rms values of the hth harmonic load  
        current, 
Lah , Lah , Lah : Phase angles of the hth harmonic  
        load current, 
ai , bi , ci : Instantaneous line currents, 
aI , bI , cI : Total rms values of the line currents, 
C RQ  : Rated or nameplate power of the compensation  
       capacitor, 
S , U , I : Collective apparent power, collective   
       rms voltage and collective rms current defined in  
       DIN Standard 40110, respectively, 
eS , eU , eI : Equivalent apparent power, equivalent   
       rms voltage and equivalent rms current defined in  
       IEEE Standard 1459-2010, respectively, 
pf∑ , pfe: Power factors calculated by considering                            
DIN Standard 40110 and IEEE Standard 1459-
2010 apparent power definitions. 
THDU: Total harmonic distortions of the line-to-line 
voltages. 
THDIa, THDIc, THDIc,: Total harmonic distortions of 
a, b, c line currents. 
U1-/U1+: Ratio between magnitudes of the fundamental 
frequency negative- and positive- sequence 
voltages. 
I1-/I1+: Ratio between magnitudes of the fundamental 
frequency negative- and positive- sequence 
currents. 
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